


01




Board Stack up Description


PCB Layers

Layer 1		TOP (Component, Other)
Layer 2		Ground Plane
Layer 3		IN1
Layer 4		IN2
Layer 5		Power Plane
Layer 6		IN3
Layer 7		Ground Plane
Layer 8		BOTTOM

Power On Sequencing Timing Diagram



Dothan Power-up Timing Specifications




Ta=VCC and VCCP assertion to VID[5:0] valid
Tb=VID[5:0] stable to VCC valid
Tc=BCLK stable to PWRGOOD assertion
Td=PWRGOOD to RESET# de-assertion time
Te=Vcc.boot valid to PWRGOOD assertion time

Voltage Rails


Voltage Rails	ON S0-S2	ON S3	ON S4	ON S5	Control signal
VCC CORE Core voltage for Processor	X				VR_ON 0.726V~0.94V
VCCP Core voltage for CPU / NB	X				VR_ON
SMDDR_VTERM0.9V for DDR2 Termination voltage	X				MAINON
RVCC1.5	X	X	X		RVCC_ON
RVCC3	X	X	X		RVCCD
VCC1.5	X				MAIND
VCC2.5	X				MAINON
VCC3	X				MAIND
VCC5	X				MAIND
1.8VSUS	X	X			SUSON
3VSUS	X	X			SUSD
5VSUS	X	X			SUSD
3VPCU	X	X	X	X	VL
5VPCU	X	X	X	X	VL
9VPCU	X	X	X	X	5VPCU


ACIN POWER ON TIMING





Voltage Rails	ON S0-S1	ON S3	ON S4	ON S5	Control signal
VCC CORE Core voltage for Processor	X				VRON
GMCH VTT Core voltage for GMCH 1.05V	X				MAINON
SMDDR_VTERM 0.9V for DDR II Termination voltage	X				MAINON
SMDDR_VREF 0.9V for DDR II Reference Voltage	X				MAINON
GMCH 1.5V	X				MAINON
1.8VSUS 1.8V for DDR II voltage	X	X			SUSON
2.5V	X				MAINON
3VPCU	X	X	X	X	VL
5VSUS	X	X			SUSON
3V	X				MAINON
4VPCU	X	X	X	X	VL
5VSUS	X	X			SUSON
5V	X				MAINON
VR	X	X	X	X	


PCI DEVICE	IDSEL#	REQ# / GNT#	Interrupts
PCI#402	AD20	REQ2# / GNT2#	PIRQ C/D




























HDV Signals




DINTN **R160** **'0** **INTA#** **6.**





INTA# pin is used on 307 only





SIS307ELV: AJ003070T05(W/O TV); C-Test
SIS307LV: AJ003070T13 (With TV); A, B-Tes

Power On sequence







MuTIOL





Rev.B Added for SIS SB request













DDRII SINGLE CHANNEL.

17


DDRII DIMM 1



DDRII DIMM 2




Layout note: Place one cap close to every 2 pullup resistors terminated to SMDRR_VTERM




S-VIDEO

SiS recommended design 05/22
Close SiS 307LV




030001FR007T200FT
SV-030107FR007S112XR-RVS-7P

1/23 for Qpresentation SW
program on wide screen projector




CRT PORT




CRT-070546FR015SX02CR-H-BQ2L
DFDB15FR029

SiS recommended design 05/22




Reserved function

19




PowerOnReset for VccCore

When GRESET# is controlled by system, the pull-up resistor(R3) and capacitor(C13) do not need to apply.





PV-1 modified to fix S5 WAKE-UP-LAN ISSUE (CH7M has leakage power to card reader)




CoreLogic CLOCKRUN#


When CLKRUN# is controlled by system, the pull-down resistor(R14) dose not need to apply.



PCI / OTHER




- [1] NOT INSTALLED
- [2] AS CLOSE AS POSSIBLE TO DEVICE TERMINALS
- [3] CLK LINE : SHIELDED BY GND. (RECOMMENDED)




SI-2 modified

fix card reader LED
always on when
system into
the S3

QUANTA COMPUTER	
Title R5C832(PCI)	
Size Custom	Document Number BQ2L MAIN BOARD
Date: Friday, August 25, 2006	Rev 1A
Sheet 19	of 38




AS CLOSE AS POSSIBLE TO
1394 CONNECTOR.






*TPA/TPA#,TPB/TPB# pair trace : As close as possible.
*TPA/TPA#,TPB/TPB# pair trace : Same length electrically.
*Termination resistor for TPA+/- TPB+/- : As close as possible to its cable driver (device pin out).


EMI




Reserved function

QUANTA COMPUTER	
R5C832(1394)	
Size Custom	Document Number BQ2L MAIN BOARD
Date: Friday, August 25, 2006	Sheet 20 of 38
Rev 1A	






MINI PCI-E CARD




FAN CONN








CD-ROM CONNECTOR SMT TYPE CNN






SATA HDD CONNECTOR







GAIN	SPKR MODE	HP MODE
0	10.5	3
1	9	0



Reserved footprint



LINE IN




H.P IN

B Rev



SPDIF Power Switch



Realtek recommended design 05/26




QUANTA COMPUTER	
Title: AUDIO (AMP)	
Size: Custom	Document Number: BQ2L MAIN BOARD
Date: Friday, August 25, 2006	Rev: 1A
Sheet: 28	of 38





MDC interface

TOUCH PAD


DFHS06FS178
AFNXX0-N2G1V-6P-R

SWITCH/LED BOARD




AF726L-N2G1Z-26P-L

RF SWITCH



BT CONNECTOR




B Rev

B Rev

8/22


CIR



Reserved function


QUANTA
COMPUTER

Title			MDC/BT/CIR/RF/TP
Size	Document Number	Rev	1A
Custom	BQ2L MAIN BOARD		
Date:	Friday, August 25, 2006	Sheet	29 of 38








INT K/B

31 MX7
31 MX6
31 MX5
31 MX4
31 MX3
31 MX2
31 MX1
31 MX0
31 MY15
31 MY14
31 MY13
31 MY12
31 MY11
31 MY10
31 MY9
31 MY8
31 MY7
31 MY6
31 MY5
31 MY4
31 MY3
31 MY2
31 MY1
31 MY0





AFN260-N2G1V-26P-R




QUANTA
COMPUTER

Title		K/B,USB	
Size	Document Number	BQ2L MAIN BOARD	
Custom		Rev 1A	
Date:	Friday, August 25, 2006	Sheet	30 of 38









Sheet 36 of 38



PAGE-13:SB_HWSPND# change GPIO6 from GPIO0 for reserved function.

PAGE-21:To support newcard hot-plug function.The newcard WAKE# pin must connected to 966L PME# pin.

PAGE-24:Add R454,R455 to support SiS PCIE wireless card.

PAGE-25:Add the connection between GND and LAN_GND

PAGE-26:C385,C387 change 3900PF from 0.01UF

PAGE-28:<1>AU2 change footprint from QFN28-5*5-5 to QFN28-5*5-5-29P

<2>Add SPDIF Power switch design

PAGE-29:<1>B/T interface change PIN definition.

<2>Add Q46 for BT_VCC discharge function.To fix B/T LED abnormal display

<3>Reserved R498 component.EC can control B/T LED.

PAGE-31>Delete PIN175 of signal nets.